

Home (<http://ipindia.nic.in/index.htm>) About Us (<http://ipindia.nic.in/about-us.htm>) Who's Who (<http://ipindia.nic.in/whos-who-page.htm>)
 Policy & Programs (<http://ipindia.nic.in/policy-pages.htm>) Achievements (<http://ipindia.nic.in/achievements-page.htm>)
 RTI (<http://ipindia.nic.in/right-to-information.htm>) Feedback (<https://ipindiaonline.gov.in/feedback>) Sitemap (<http://ipindia.nic.in/itemap.htm>)
 Contact Us (<http://ipindia.nic.in/contact-us.htm>) Help Line (<http://ipindia.nic.in/helpline-page.htm>)

[Skip to Main Content](#)



(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic.in>)

Patent Search

Invention Title	Cache Controller Design for Enhanced Data Access Rates
Publication Number	07/2025
Publication Date	14/02/2025
Publication Type	INA
Application Number	202541009410
Application Filing Date	05/02/2025
Priority Number	
Priority Country	
Priority Date	
Field Of Invention	COMPUTER SCIENCE
Classification (IPC)	G06F0012123000, G06F0012122000, G06F0012086200, G06F0009380000, G06F0012081700

Inventor

Name	Address	Country
Mr. SAIKUMAR TARA	Department of ECE, BVRIT HYDERABAD College of Engineering for Women (Autonomous), Plot No:8-5/4, Rajiv Gandhi Nagar Colony, Nizampet Road, Bachupally, Hyderabad-500090, Telangana, India	India
DR. B V V SATYANARAYANA	Department of Electronics and Communication Engineering, Vishnu Institute of Technology (Autonomous), Bhimavaram, Vishnupur, Bhimavaram, West Godavari Dist., AP-534202, India	India
DR. G PRASANNA KUMAR	Department of Electronics and Communication Engineering, Vishnu Institute of Technology (Autonomous), Bhimavaram, Vishnupur, Bhimavaram, West Godavari Dist., AP-534202, India	India

Applicant

Name	Address	Country
BVRIT HYDERABAD College of Engineering for Women (Autonomous)	BVRIT HYDERABAD College of Engineering for Women (Autonomous), Plot No:8-5/4, Rajiv Gandhi Nagar Colony, Nizampet Road, Bachupally, Hyderabad-500090, Telangana, India	India
Dr T Thammi Reddy	Department of ECE, BVRIT HYDERABAD College of Engineering for Women (Autonomous), Plot No:8-5/4, Rajiv Gandhi Nagar Colony, Nizampet Road, Bachupally, Hyderabad-500090, Telangana, India	India

Abstract:

Cache memory controllers function as essential traffic managers within a computer's architecture, optimizing data flow between the central processing unit (CPU) and memory—a high-speed storage layer positioned closer to the CPU than the main memory (RAM). The primary purpose of these controllers is to minimize latency and throughput, thereby enhancing the overall speed and efficiency of the system. If we think of a computer as a busy office, cache memory controllers act as office managers streamlining processes to ensure quick and efficient data handling. These controllers employ sophisticated algorithms and techniques to expedite data access. One such technique is data prefetching, where the controller anticipates future data requests by the CPU and pre-emptively loads the required data into the cache. This reduces and keeps the CPU from idling. Another critical function is cache replacement policies, which determine which data to evict from the cache when it becomes full. Common policies include Least Recently Used (LRU), First-In-First-Out (FIFO), and Least Frequently Used (LFU). Lastly, cache coherence and synchronization mechanisms ensure that all multi-core systems have a consistent view of memory, crucial for maintaining data integrity across the system. The development process involved designing and simulating cache memory components, such as data caches (D-cache) and instruction caches (I-cache), using Verilog Hardware Description Language (HDL). These components were integrated into a comprehensive cache controller unit. Verilog simulations enabled us to generate precise timing reports for systems with and without the cache controller. By analysing these reports, we observed a significant reduction in memory access latency and an increase in throughput when a cache controller was implemented, demonstrating its vital role in optimizing data access and overall system performance. Cache memory controllers, akin to unsung heroes in computing, work tirelessly behind the scenes employing advanced algorithms and intelligent designs to ensure systems remain responsive and efficient. As processing demands continue to escalate with the advancement of technology, these controllers are indispensable in maintaining optimal performance, reducing power consumption, and facilitating complex digital operations. Their evolution is critical for the future of high-performance computing, enabling rapid data retrieval and seamless user experiences.

Complete Specification

Description: Detailed Description of the Invention:

- Core Functionalities of the Cache Controller:
 - o Data Prefetching: The cache controller employs predictive algorithms to anticipate CPU data requests and preloads data into the cache. This reduces data retrieval latency, keeps the CPU active, and improves processing efficiency.
 - o Replacement Policies: The controller utilizes advanced cache replacement algorithms (e.g., Least Recently Used (LRU), First-In-First-Out (FIFO), and Least Frequently Used (LFU)) to manage cache contents effectively, ensuring optimal data availability and reducing cache misses.
 - o Dynamic Cache Management: It dynamically adjusts cache allocation based on workload patterns, enhancing cache utilization and system responsiveness.
- Cache Coherence and Synchronization:
 - o The invention includes cache coherence protocols (e.g., MESI, MOESI) to ensure consistent data views across multiple processors or cores, avoiding data inconsistency and synchronization issues in multi-core systems.
- Design and Simulation Using Verilog HDL:
 - o The cache controller is designed and simulated using Verilog Hardware Description Language (HDL). This allows for precise modeling and verification of the controller's performance, providing insights into the system's behavior with and without the controller.
- Multi-Level Cache Hierarchy Support:
 - o The controller supports multi-level cache hierarchies (L1, L2, L3), managing data flow between different cache levels to ensure frequently accessed data is available.

[View Application Status](#)



Terms & conditions (<http://ipindia.gov.in/terms-conditions.htm>) Privacy Policy (<http://ipindia.gov.in/privacy-policy.htm>)

Copyright (<http://ipindia.gov.in/copyright.htm>) Hyperlinking Policy (<http://ipindia.gov.in/hyperlinking-policy.htm>)

Accessibility (<http://ipindia.gov.in/accessibility.htm>) Archive (<http://ipindia.gov.in/archive.htm>) Contact Us (<http://ipindia.gov.in/contact-us.htm>)

Help (<http://ipindia.gov.in/help.htm>)

Content Owned, updated and maintained by Intellectual Property India, All Rights Reserved.

Page last updated on: 26/06/2019